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Abstract—An initial literature study combined with some basic
comparative simulations has been performed on different electric-
field modulation techniques and the subsequent reliability issues
are reported for power semiconductor devices. An explanation
of the most important power device metrics such as the off-
state breakdown (BV ) and specific on-resistance (RON ) will be
given, followed by a short overview of some of the electrostatic
techniques (fieldplates, RESURF e.g. [1]) used to suppress peak
electric fields. Furthermore it will be addressed that the high
current operation of these devices results in shifting electric
field peaks (Kirk effect [2], [3]) and as such different avalanche
behavior, resulting in (gate oxide) reliability issues unlike those
of conventional CMOS.
Index Terms—power semiconductor devices, electric field,
RESURF, breakdown voltage, reliability
I. INTRODUCTION
Low power consumption and miniaturization form by far
the largest research interest in today’s semiconductor industry.
Integration of inherently 2D/3D device structures (e.g. Double
Gate FETs, FinFETs), metal semiconductor contacts (e.g.
Schottky FETs ) and wide band gap and/or high mobility
materials have slowly become a necessity in keeping up with
the goal set by Moore [4] in 1965. Yet in the world of power
semiconductors high electric fields, high blocking voltages
and low (specific on-)resistances required these creative design
trends ( [5], [6]) long before their low power counterparts. The
field of power semiconductors encapsulates everything from
the extremely high power (>10 MW) low switching speed
thyristors (e.g. in HVDC power transmission [7]), the mid-
range (1 kW- 1 MW) MOS- Bipolar devices (IGBTs [8]), to
the ”low” power (<1 kW) high switching speed DMOS [9]
transistors. In this paper the focus will be on those devices
falling in the lower end of this spectrum.
II. SIZE, BREAKDOWN AND SPECIFIC ON-RESISTANCE
In the field of power semiconductors size reduction is also
of great importance, although fundamental material properties
combined with their high voltage, high current needs make this
an inherently complicated task. One can for instance easily
visualize these conflicting requirements by looking at the size
vs breakdown relation ( [10]–[13]) of a P+N (Fig. 1) and PIN
diode (Fig. 2).
Manuscript changed October 7, 2010
B.K. Boksteen, R.J.E. Hueting, C. Salm and J. Schmitz are with the
MESA+ Institute for Nanotechnology, University of Twente, Enschede, The
Netherlands.
Corresponding author: B.K. Boksteen, University of Twente, 7500 AE
Enschede, The Netherlands (email: b.k.boksteen@utwente.nl)
Fig. 1. The analytically determined breakdown voltage (le f t − axis) vs
doping concentration (ND) of an abrupt one-sided (Si) P+N diode with
the corresponding maximum depletion lengths (right−axis) at those doping
concentrations (and corresponding breakdown voltages). Note that the P+N
diode has a uniform n-type doping concentration.
Fig. 2. The device or drift length vs breakdown voltage relation of a PIN
diode (using [10], [11], [13]) and that of the P+N diode (w. N-layer length
set to Wmax)
The figures above show that larger device (drift) lengths
allow for higher breakdown voltages. Fig. 1 shows that the
depletion layer width increases for lower (n-type) doping
concentrations yielding higher breakdown voltages. For the
PIN diode the breakdown scales with the drift length only
since there is no space charge in the drift region. For the latter
the potential can spread across an increased length resulting
in lower electric fields of less than the critical electric field
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2at breakdown (≈ 2 ·105 V/cm), yielding increased breakdown
voltages.
Seen in Fig. 2 however, is that for the same device length
the breakdown voltage of a PIN diode is higher than that of
a P+N diode. This is caused by the differences in E - field
distribution (Fig. 3a and b) within the devices. The higher
PIN breakdown is due to the electric field being uniformly
distributed across the full intrinsic layer (Fig. 3b) while that
of the P+N diode is triangular in nature with a peak critical
field at the P+N junction (Fig. 3a).
Fig. 3. Device cross section of a P+N(a) and PIN(b) diode with equal BV
characteristics (750 V, inset Fig. 1b) at a reverse bias of 500 V showing the
simulated potential line- and E -Field distributions. The length of the highly
doped regions is negligible(not to scale).
It is this same PIN intrinsic layer however that will cause
the equally important specific on- resistance of these diodes
to be extremely high (e.g. increased power loss) compared to
their doped counterparts.
The specific on-resistance is defined as:
RON ≡ ρ ·LS ·A≈

L
qµN
vertical power device
L2
qµNW
lateral power device
,
(1)
where ρ is the specific resistance, L the drift length, S
the current flow cross section, and A is the active device
area. Further, µ is the mobility, q the elementary charge and
N the doping concentration. Fig. 6 shows the drift region
current density vs. voltage characteristic of various unipolar
devices. The slope gives the on-resistance obtained from 2D
simulations and analytical models in which the active area is
not taken into account. It generally holds that the higher the
doping concentration the lower the RON but at the price of
a lower breakdown voltage BV . Hence, there is a trade-off
between the RON and BV often referred to as the 1D silicon
limit. In Fig. 4 the RON is plotted against BV for various power
device technologies, following this limit. Since the 1D limit-
equation only applies to conventional vertical drift regions a
more detailed theoretical limit analysis (of novel high-voltage
topologies) can be found in [14].
Fig. 4. The 1D silicon limit plotted with experimental RON -BV results for
various power device technologies [15]–[17].
III. THE RESURF PRINCIPLE
To break the 1D silicon limit Appels and Vaes proposed
the RESURF principle of a lateral power diode [1], [18], [19].
Based on this work ten years later the superjunction power
device was invented by D. Coe [20], with the first experimental
superjunction devices being reported in 1998 by G. Deboy
et al. [17]. The device created was a VDMOS containing
vertical superjunctions and got named ”CoolMOS”. The theory
behind these superjunctions is well described in [21]. The
idea behind this RESURF or superjunction concept was to
have a relatively highly doped drift region (Low RON) while
maintaining the high BV ′s [22] associated with a uniform E -
field distribution due to the electrostatic field effect.
Fig. 5. Device cross section of a RESURF diode with a calculated BV of
750 V at a reverse bias of 500 V showing the simulated potential line- and
E -Field distribution. The length of the highly doped regions is negligible(not
to scale).
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3Fig. 6. Simulations and analytical results of the I-V curves (or on-resistance)
for the three different drift region types. Depicted are not diode, but unipolar
device characteristics which use drift region doping distributions identical to
the diode types treated.
The RESURF principle which stands for Reduced Surface
Field is based on reducing the peak electric field through a
2D or 3D depletion effect(refer to Fig. 5). The diode formed
consists of two parts: a lateral diode with a vertical P+/N−
(and N+/P−) junction with a possible lateral breakdown and a
vertical diode with a horizontal N−/P− junction and possible
vertical breakdown. The optimal (epitaxial) doping vs layer
thickness (Nepi · tepi) was shown to be ≈ 1 ·1012 at/cm2 [19],
[21]. This results in the lateral depletion layer being influenced
by the vertical N−/P− junction in such a way that the surface
electric field is spread along the channel and peak (horizontal)
fields are suppressed. This then leads to higher breakdown
condition, occurring not at the surface, but vertically in the
semiconductor body.
Since the desired electric field and potential distribution
throughout the channel were known (e.g. E y across drift region
= 0 V/cm) S. Merchant et al. [23] expanded this principle for
implementation in SOI devices (Fig. 7). This was achieved
by calculating the 2D Poisson’s equation to obtain the desired
drift doping profile, which resulted in a linear graded doping
according to:
N(x) =
(εs/q)(V/L)
ts( ts2 +
εs
εox tox)
x, (2)
with V/L the desired uniform electric field, ts the silicon
thickness and tox the oxide thickness. Later S. Merchant also
generalized his ideas for implementation in vertical trench
power FETs [24].
The small device size combined with relatively large drift
length necessity of power MOSFETs has caused a large part
of the (discrete) power device components to be vertically
integrated (Fig. 8). Such vertical integration [6] allows for a
more effective use of the Si area, as the breakdown voltage
will be dependent on the depth and the RON on the active area
(Hence, the RON is reduced, refer to Eq. (1)).
Vertical power devices (VDMOS) however are inherently
difficult to integrate and generally suffer from worse quasi-
Fig. 7. Schematic cross section of a planar (SOI) RESURF device with a field
oxide (LOCOS) and top field plate. This provides further field suppression
(through double-acting RESURF [15], [25]) allowing for higher drift region
doping thus lowering RON even further. Also shown, is the ideal drift region
potential distribution (dotted lines)
saturation behavior [26] than their lateral (LDMOS) counter-
parts. As such planar RESURF devices have found wide spread
commercial success in a variety of fields such as integrated
high-side circuitry [25] and as driver transistors in high end
analog applications [27]. It should be mentioned however that
the superior field distribution and low RON made possible by
RESURF is by no means exclusive to planar devices and has
also been used in (discrete) vertical (trench) MOSFETs [28]
Fig. 8. Schematic cross section of a typical Vertical DMOS (VDMOS)
transistor.
IV. RELIABILITY
When using (L)DMOS devices for switching applications,
the devices generally operate in either the ON (high VGS, low
VDS) or the OFF (low VGS, high VDS) state. In neither of these
two static states any appreciable device degradation occurs but
during the transient state when both VGS and VDS are high, the
device is highly vulnerable to hot carrier (HC) degradation.
Similarly, in analog applications, where the devices are used
as driver transistors [27] [29], the presence of high voltages
on the drain terminal serves as a source of HC degradation.
The study of hot carrier effects in CMOS has shown that
three effects can be relevant [30]: Injection and trapping of hot
electrons in the oxide, injection and trapping of hot holes [31],
and interface state creation [32]. These effects can in CMOS
be distinguished by CV-measurements or a combination of
IV-measurements and charge pumping. In HV-MOS devices
however, the more complex potential distributions due to the
advanced drain extensions (e.g. using field plates, doping
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4gradients etc) complicate the separation and distinction of
these individual mechanisms. The HV devices discussed in the
papers , [29], [33]–[35], for instance all discuss HCI yet no
consensus as to which is the most prevalent HCI mechanism
is formed .
One however, can separate the general areas of high electric
fields (indicated by circled area’s, Fig. 9). In combination
with large current flows these areas form locations of impact
ionization in which the generated ”hot” carriers can interact
with the Si-SiO2 interface.
Fig. 9. Schematic cross section of a planar (SOI) RESURF device showing
the general high e-field areas and the channel/accumulation regions.
By now it should be clear that the E -field distribution in HV-
devices is different than that of their low power counterparts.
Moreover, the high current densities associated with these
devices (in on-state) result in large amounts of additional
charge (related to the mobile carriers). This charge alters the
space charge distribution according to:
ρ(x,y) = q(N+D (x,y)−n(x,y)+ p(x,y)), (3)
which in turn causes shifts in the E -field distribution.
Commonly referred to as the base push out or Kirk effect
[2], [3] this effect causes a destructive snapback phenomenon
[36], limits the voltage handling capabilities (or Safe-
Operating-Area, SOA) of RESURF devices [37] and makes
finding the HCI points of interests more complicated [38].
Furthermore accelerated lifetime tests of HV-devices often
result in self-heating effects which are otherwise not present
in normal device operation. This should therefore also be
taken into account when studying HCI and complicates the
extraction of good device life time predictions [39].
Throughout the years a multitude of device design strategies
(e.g. moving current paths away from high E -field regions)
have been proposed to mitigate the degradation effects in
HV-devices [1]. But the lack of pure reliability based research
focussing on a concrete understanding of HV degradation
phenomena has made this mostly a practice of trial and error
with definite room for improvement( e.g. through the use of
a combined modeling-characterization strategy)
V. CONCLUSION
In this paper a brief literature and simulation study was
performed in the field of power semiconductor devices. The
inherent problem faced with the desire towards smaller devices
having higher breakdown voltages and yet lower on-resistances
was visualized. Some of the design trends used to circumvent
these problems were shown. And finally the reliability prob-
lems faced with these complex designs and their high current,
high voltage operation were briefly addressed.
VI. ACKNOWLEDGMENT
The authors would like to thank Dr. G. Koops and A.
Heringa, NXP research Leuven, Belgium, for critically reading
this paper and NXP research’s Point-One frame work for their
financial support.
REFERENCES
[1] A. W. Ludikhuize. A review of RESURF technology. In Power Semi-
conductor Devices and ICs, 2000. Proceedings. The 12th International
Symposium on, pages 11 –18, 2000.
[2] C. T. Kirk. A Theory of Tranistor Cutoff Frequency (ft) Falloff and High
Current Densities. Electron Devices, IEEE Transactions on, 9:164–174,
1962.
[3] R. J. E. Hueting and R. van der Toorn. Analysis of the Kirk effect
in silicon-based bipolar transistors with a nonuniform collector profile.
Electron Devices, IEEE Transactions on, 52(11):2489–2495, 2005.
[4] G. E. Moore. Cramming more components onto integrated circuits,
Reprinted from Electronics, volume 38, number 8, April 19, 1965,
pp.114 ff. Solid-State Circuits Newsletter, IEEE, 20(3):33–35, 2006.
[5] A. R. Sears, B. J. Baliga, M. M. Barnicle, P. M. Campbell, and
W. Garwacki. High voltage, high speed, GaAs Schottky power rectifier.
In Proc. Int. Electron Devices Meeting, volume 29, pages 229–232,
1983.
[6] B. J. Baliga. Trends in power semiconductor devices. Electron Devices,
IEEE Transactions on, 43(10):1717–1731, 1996.
[7] G. Karady and T. Gilsig. The thyristor valve in HVDC transmission.
Spectrum, IEEE, 10(12):36–43, 1973.
[8] B. J. Baliga. Enhancement- and depletion-mode vertical-channel m.o.s.
gated thyristors. Electronics Letters, 15(20):645–647, 1979.
[9] Y. Tarui, Y. Hayashi, and T. Sekigawa. Diffusion self-aligned MOST -
A new approach for high speed devices. In Proc. 1st Conf. Solid-State
Devices, supplement to J. Japan Soc. Appl. Phys.,vol.39, pp. 105-110,
1970.
[10] A. G. Chynoweth. Ionization Rates for Electrons and Holes in Silicon.
Phys. Rev., 109(5):1537–1540, March 1958.
[11] W. Fulop. Calculation of avalanche breakdown voltages of silicon p-n
junctions. Solid State Electronics, 10(1):39–43, 1967.
[12] B. J. Baliga and S. K. Ghandi. Analytical solutions for the breakdown
voltage of abrupt cylindrical and spherical junctions. Solid-State Elec-
tronics, 19(9):739 – 744, 1976.
[13] R. van Dalen, A. Heringa, P. W. M. Boos, A. B. van der Wal, and
M. J. Swanenberg. Using multiplication to evaluate HCI degradation
in HV-SOI devices. In Power Semiconductor Devices and ICs, 2010.
Proceedings. The 22th International Symposium on, 2010.
[14] R. P. Zingg. On the specific on-resistance of high-voltage and power
devices. Electron Devices, IEEE Transactions on, 51(3):492–499, 2004.
[15] J. A. van der Pol, A. W. Ludikhuize, H. G. A. Huizing, B. van
Velzen, R. J. E. Hueting, J. F. Mom, G. van Lijnschoten, G. J. J.
Hessels, E. F. Hooghoudt, R. van Huizen, M. J. Swanenberg, J. H.
H. A. Egbers, F. van den Elshout, J. J. Koning, H. Schligtenhorst,
and J. Soeteman. A-BCD: An economic 100 V RESURF silicon-on-
insulator BCD technology for consumer and automotive applications.
In Power Semiconductor Devices and ICs, 2000. Proceedings. The 12th
International Symposium on, pages 327 –330, 2000.
[16] T. Kobayashi, H. Abe, Y. Niimura, T. Yamada, A. Kurosaki, T. Hosen,
and T. Fujihira. High-voltage power MOSFETs reached almost to
the silicon limit. In Power Semiconductor Devices and ICs, 2001.
Proceedings. The 13th International Symposium on, pages 435–438,
2001.
[17] G. Deboy, N. Marz, J. P. Stengl, H. Strack, J. Tihanyi, and H. Weber.
A new generation of high voltage MOSFETs breaks the limit line of
silicon. In Electron Devices Meeting, 1998. IEDM ’98 Technical Digest.,
pages 683–685, 1998.
- 71 -
5[18] J. A. Appels and H. M. J. Vaes. High voltage thin layer devices
(RESURF devices). In Proc. Int. Electron Devices Meeting, volume 25,
pages 238–241, 1979.
[19] J. A. Appels, M. H. Collet, P. A. Hart, H. M. J. Vaes, and J. F. C. M.
Verhoeven. Thin Layer High-Voltage Devices. Philips Journal of
Research, 35, 1980.
[20] D. Coe. High voltage semiconductor device, U.S. Patent 4,754,310, June
1988.
[21] T. Fujihira. Theory of Semiconductor Superjunction Devices. Japanese
Journal of Applied Physics, 36(Part 1, No. 10):6254–6262, 1997.
[22] D. Krizaj, G. Charitat, and S. Amon. A new analytical model for
determination of breakdown voltage of Resurf structures. Solid-State
Electronics, 39(9):1353–1358, September 1996.
[23] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and
R. Pinker. Realization of high breakdown voltage (> 700V ) in thin SOI
devices. In Power Semiconductor Devices and ICs, 1991. Proceedings.
The 3th International Symposium on, pages 31–35, 1991.
[24] S. Merchant. Analytical model for the electric field distribution in SOI
RESURF and TMBS structures. Electron Devices, IEEE Transactions
on, 46(6):1264–1267, 1999.
[25] A. W. Ludikhuize. A versatile 250/300-V IC process for analog
and switching applications. Electron Devices, IEEE Transactions on,
33(12):2008 – 2015, dec 1986.
[26] Z. M. Li, P. A. Mawby, and K. Board. A physical insight into the quasi-
saturation effect in VDMOS power transistors. International Journal of
Electronics, 83(1):13–22, 1997.
[27] K. Nakamura, Y. Kawaguchi, K. Karouji, K. Watanabe, Y. Yamaguchi,
and A. Nakagawa. Complementary 25 V LDMOS for analog appli-
cations based on 0.6 mu;m BiCMOS technology. In Bipolar/BiCMOS
Circuits and Technology Meeting, 2000. Proceedings of the 2000, pages
94 –97, 2000.
[28] B. J. Baliga. Trends in power discrete devices. In Power Semiconductor
Devices and ICs, 1998. Proceedings. The 10th International Symposium
on, pages 5–10, 1998.
[29] D. Brisbin, A. Strachan, and P. Chaparala. Hot carrier reliability of N-
LDMOS transistor arrays for power BiCMOS applications. In Reliability
Physics Symposium Proceedings, 2002. 40th Annual, pages 105 – 110,
2002.
[30] B. Doyle, M. Bourcerie, J. C. Marchetaux, and A. Boudou. Interface
state creation and charge trapping in the medium-to-high gate voltage
range (Vd/2≥Vg≥Vd) during hot-carrier stressing of n-MOS transis-
tors. Electron Devices, IEEE Transactions, 37(3):744–754, 1990.
[31] N. Koike and K. Tatsuuma. A drain avalanche hot carrier lifetime model
for n- and p-channel MOSFETs. Device and Materials Reliability, IEEE
Transactions, 4(3):457–466, 2004.
[32] Z. Chen, K. Hess, J. Lee, J. W. Lyding, E. Rosenbaum, I. Kizilyalli,
S. Chetlur, and R. Huang. On the mechanism for interface trap
generation in MOS transistors due to channel hot carrier stressing.
Electron Device Letters, IEEE, 21(1):24–26, 2000.
[33] R. Versari and A. Pieracci. Experimental study of hot-carrier effects
in LDMOS transistors. Electron Devices, IEEE Transactions on,
46(6):1228–1233, 1999.
[34] P. Moens, G. Van den Bosch, and G. Groeseneken. Competing hot
carrier degradation mechanisms in lateral n-type DMOS transistors. In
Reliability Physics Symposium Proceedings, 2003. 41st Annual. 2003
IEEE International, pages 214–221, 2003.
[35] C. C. Cheng, K. C. Tu, T. Wang, T. S. Hsieh, J. T. Tzeng, Y. C. Jong,
R. S. Liou, S. C. Pan, and S. L. Hsu. Investigation of Hot Carrier
Degradation Modes in LDMOS by using a Novel Three-Region Charge
Pumping Technique. In Reliability Physics Symposium Proceedings,
2006. 44th Annual., IEEE International, pages 334–337, 2006.
[36] A. W. Ludikhuize, M. Slotboom, A. Nezar, N. Nowlin, and R. Brock.
Analysis of hot-carrier-induced degradation and snapback in submicron
50 V lateral MOS transistors. In Power Semiconductor Devices and ICs,
1997. Proceedings. The 9th International Symposium on, pages 53–56,
1997.
[37] A. W. Ludikhuize. Kirk effect limitations in high voltage IC’s. In
Power Semiconductor Devices and ICs, 1994. Proceedings. The 6th
International Symposium on, pages 249 –252, may-3 jun 1994.
[38] M. Dai. Lifetime Model for Advanced N-Channel Transistor
Hot-Carrier-Injection Degradation. Electron Device Letters, IEEE,
31(6):525–527, 2010.
[39] J. M. Roux, X. Federspiel, D. Roy, and P. Abramowitz. Correction
of Self-Heating for HCI Lifetime Prediction. In Reliability Physics
Symposium Proceedings, 2007. 45th Annual. 2007 IEEE International,
pages 281–287, 2007.
- 72 -
